データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

L99DZ320 データシート(PDF) 92 Page - STMicroelectronics

部品番号 L99DZ320
部品情報  Automotive rear door device with CAN FD and LIN
PDF  146 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L99DZ320 データシート(HTML) 92 Page - STMicroelectronics

Back Button L99DZ320 Datasheet HTML 88Page - STMicroelectronics L99DZ320 Datasheet HTML 89Page - STMicroelectronics L99DZ320 Datasheet HTML 90Page - STMicroelectronics L99DZ320 Datasheet HTML 91Page - STMicroelectronics L99DZ320 Datasheet HTML 92Page - STMicroelectronics L99DZ320 Datasheet HTML 93Page - STMicroelectronics L99DZ320 Datasheet HTML 94Page - STMicroelectronics L99DZ320 Datasheet HTML 95Page - STMicroelectronics L99DZ320 Datasheet HTML 96Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 146 page
background image
Bit
Name
Description
•
CAN_TXD_DOM
0 = no error (default)
1 = error detected
PLE is cleared by a read & clear command to all related bits in status registers 7.
27
FE
Functional error bit
The FE is a logical OR combination of errors coming from functional blocks.
SR7 (0x7):
•
V2SC
•
DSMONx
SR6 (0x6):
•
HSx_OC (x = 0, 7, .., 15)
•
HBx_LS_OC / HBx_HS_OC (x = 4, .., 6)
•
DSMON_HEAT
SR5 (0x5)(3):
•
HSx_OL (x = 0, 7, .., 15)
•
HBx_LS_OL / HBx_HS_OL (x = 4, .., 6)
•
GH_OL
0 = no error (default)
1 = error detected
FE is cleared by a read & clear command to all related bits in status registers 5, 6, 7
26
DE
Device error bit
DE is a logical OR combination of global errors related to the device.
SR8 (0x8):
•
TSD1
SR7 (0x7):
•
VS_OV
•
VS_UV
•
VSREG_OV
•
VSREG_UV
•
CP_LOW
0 = no error (default)
1 = error detected
DE is cleared by a read and clear command to all related bits in status registers 7 and 8
25
GW (2)
Global warning bit
GW is a logical OR combination of warning flags. Warning bits do not lead to any device state change
or switch OFF of functions.
SR7 (0x7):
•
V1FAIL
•
V2FAIL
•
CAN_RXD_REC
•
TW (3)
•
SPI_INV_CMD
•
SPI_SCK_CNT
SR3 (0x3):
•
CAN_SUP_LOW
0 = no error (default)
1 = error detected
GW is cleared by a read & clear command to all related bits in status registers 7 and 3.
24
FS
Fail-safe
L99DZ320
SPI Registers
DS14235 - Rev 5
page 92/146



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com