| データシートサーチシステム |
|
L99DZ320 データシート(PDF) 116 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L99DZ320 データシート(HTML) 116 Page - STMicroelectronics |
|
116 / 146 page ![]() 6.4.12 Control register 16 (0x3D) Table 99. Control register 16 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit name Reset value 1 0 Access RW Table 100. CR16 signals description Bit Name Description 23 VSREG_LOCK_ENA Lockout of VSREG related outputs after VSREG over/undervoltage shutdown: 0 VSREG related outputs are turned ON automatically and status bits (VSREG_UV, VSREG_OV) are cleared 1 VSREG related outputs remain turned OFF until status bits (VSREG_UV, VSREG_OV) are cleared (default) Note: lockout is always disabled in standby modes in order to ensure supply of external contacts and detect wake-up conditions. 22 VS_LOCK_ENA Lockout of VS related outputs after VS over/undervoltage shutdown: 0 VS related outputs are turned ON automatically and status bits (VS_UV, VS_OV) are cleared 1 VS related outputs remain turned OFF until status bits (VS_UV, VS_OV) are cleared (default) Note: lockout is always disabled in standby modes in order to ensure supply of external contacts and detect wake-up conditions. 21 VSREG_OV_SD_ENA Shutdown of VSREG related outputs in case of VSREG overvoltage: 0 no shutdown of VSREG related outputs in case of VSREG overvoltage 1 shutdown of VSREG related outputs in case of VSREG overvoltage (default) 20 VSREG_UV_SD_ENA Shutdown of VSREG related outputs in case of VSREG undervoltage: 0 no shutdown of VSREG related outputs in case of VSREG undervoltage 1 shutdown of VSREG related outputs in case of VSREG undervoltage (default) Note: in case of V1 undervoltage due to VSREG UV, the device enters failsafe mode and the related outputs are turned OFF. 19 VS_OV_SD_ENA Shutdown of VS related outputs in case of VSovervoltage: 0 no shutdown of VS related outputs in case of VS overvoltage if charge pump output voltage is still sufficient (until CPLOW threshold is reached) 1 shutdown of VS related outputs in case of VS overvoltage (default) 18 VS_UV_SD_ENA Shutdown of VS related outputs in case of VS undervoltage: 0 no shutdown of VS related outputs in case of VS UnderVoltage 1 shutdown of VS related outputs in case of VS UnderVoltage (default) Note: In case of V1 UnderVoltage due to VS UV, the device enters fail-safe mode and the related outputs are turned OFF. 17 HB6OCTH_1 Selectable overcurrent threshold on HB6: 00 IOC6th3(default) 01 IOC6th1 16 HB6OCTH_0 L99DZ320 SPI Registers DS14235 - Rev 5 page 116/146 |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |