| データシートサーチシステム |
|
SPC58EE80C3 データシート(PDF) 55 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPC58EE80C3 データシート(HTML) 55 Page - STMicroelectronics |
|
55 / 154 page ![]() DS11646 Rev 4 55/154 SPC58EEx, SPC58NEx Electrical characteristics 66 3.12.3 SAR ADC 10 bit electrical specification The ADC comparators are 10-bit Successive Approximation Register analog-to-digital converters with full capacitive DAC. The SARn architecture allows input channel multiplexing. Note: The functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maximum may affect device reliability or cause permanent damage to the device. 4. Mode3: 6 sampling cycles + 10 conversion cycles at 16 MHz. 5. IADCREFH and IADCREFL are independent from ADC clock frequency. It depends on conversion rate: consumption is driven by the transfer of charge between internal capacitances during the conversion. 6. Current parameter values are for a single ADC. 7. TUE is granted with injection current within the range defined in Table 26, for parameters classified as T and D. 8. All channels of all SAR-ADC12bit and SAR-ADC10bit are impacted with same degradation, independently from the ADC and the channel subject to current injection. 9. DNL is granted with injection current within the range defined in Table 26, for parameters classified as T and D. Table 28. ADC-Comparator electrical specification Symbol C Parameter Conditions Value Unit Min Max fADCK SR P Clock frequency Standard frequency mode 7.5 13.33 MHz T High frequency mode >13.33 16.0 tADCINIT SR — ADC initialization time — 1.5 — µs tADCBIASINIT SR — ADC BIAS initialization time —5 — µs tADCINITSBY SR — ADC initialization time in standby Standby Mode 8 — µs tADCPRECH SR T ADC precharge time — 1/fADCK —µs ΔVPRECH SR D Precharge voltage precision TJ < 150 °C 0 0.25 V TJ < 165 °C 0 0.3 tADCSAMPLE SR P ADC sample time(1) 10-bit ADC mode 5/fADCK —µs ADC comparator mode 2/fADCK —µs tADCEVAL SR P ADC evaluation time 10-bit ADC mode 10/fADCK — µs D ADC comparator mode 2/fADCK — IADCREFH(2),(3) CC T ADC high reference current Run mode (average across all codes) —7 µA Power Down mode — 1 ADC comparator mode — 19.5 |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |