 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
33394 データシート(PDF) 4 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
33394 データシート(HTML) 4 Page - Freescale Semiconductor, Inc |
|
|
4 / 44 page  33394 4 MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA PIN FUNCTION DESCRIPTION (44–QFN Package) PIN NO. NAME DESCRIPTION 1 GND Ground 2 SW2G External power switch (MOSFET) gate drive — Boost Reg. 3 BOOT Bootstrap capacitor 4 SW1 Source of the internal power switch (n–channel MOSFET) 5 SW1 Source of the internal power switch (n–channel MOSFET) 6 SW1 Source of the internal power switch (n–channel MOSFET) 7 VBAT Battery supply to IC (external reverse battery protection needed in some applications) 8 VBAT Battery supply to IC (external reverse battery protection needed in some applications) 9 KA_VBAT Keep alive battery supply (with internal protection diode) 10 VIGN Turn on control through ignition switch (with internal protection diode) 11 VKAM VDDL tracking Keep Alive Memory (Standby) supply 12 VKAM_FB VKAM output feedback 13 VSEN Switched battery output 14 REGON Regulator “Hold On” input 15 WAKEUP CAN wake up event output 16 VREF1 VDDH tracking linear regulator 1 17 VPP_EN VPP enable 18 VPP 5.0 V/ 3.3 V FLASH memory programming supply, tracking VDDH/VDD3_3 19 VDD3_3 3.3 V regulated supply output, base drive for optional external pass transistor 20 VDD3_3FB VDD3_3 output feedback 21 VDDL_X VDDL optional external pass transistor base drive, operating in Boost Mode only 22 VDDL_B VDDL external pass transistor base drive 23 VDDL_FB VDDL output feedback 24 /PRERESET Open drain /PRERESET output, occurs 0.7 us prior to /HRESET (Hardware Reset) 25 /HRESET Open drain / HRESET (Hardware Reset) output 26 /PORESET Open drain / PORESET (Power On Reset) supervising VKAM supply to the microprocessor. 27 CANRXD CAN receive data (DOUT) 28 CANTXD CAN transmit data (DIN) 29 GND Ground 30 CANL CAN differential bus drive low line 31 CANH CAN differential bus drive high line 32 HRT Hardware Reset Timer pin (programmed with external capacitor and resistor) 33 /SLEEP Sleep Mode & Power Down control 34 CS SPI chip select 35 DI SPI serial data in 36 SCLK SPI clock input 37 DO SPI serial data out 38 VREF3 VDDH tracking linear regulator 3 39 VREF2 VDDH tracking linear regulator 2 40 VDDH 5.0 V regulated supply output 41 VPRE_S Switching pre–regulator output sense 42 VPRE Switching pre–regulator output 43 VCOMP Switching pre–regulator compensation (error amplifier output) 44 INV Switching pre–regulator error amplifier inverting input NOTE: The exposed pad of the 44 QFN package is electrically and thermally connected with the IC ground. Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
