データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

33394 データシート(PDF) 15 Page - Freescale Semiconductor, Inc

部品番号 33394
部品情報  Switch Mode Power Supply with Multiple Linear Regulators and High Speed CAN Transcelver
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FREESCALE [Freescale Semiconductor, Inc]
ホームページ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

33394 データシート(HTML) 15 Page - Freescale Semiconductor, Inc

Back Button 33394 Datasheet HTML 11Page - Freescale Semiconductor, Inc 33394 Datasheet HTML 12Page - Freescale Semiconductor, Inc 33394 Datasheet HTML 13Page - Freescale Semiconductor, Inc 33394 Datasheet HTML 14Page - Freescale Semiconductor, Inc 33394 Datasheet HTML 15Page - Freescale Semiconductor, Inc 33394 Datasheet HTML 16Page - Freescale Semiconductor, Inc 33394 Datasheet HTML 17Page - Freescale Semiconductor, Inc 33394 Datasheet HTML 18Page - Freescale Semiconductor, Inc 33394 Datasheet HTML 19Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 44 page
background image
33394
15
MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA
3. ELECTRICAL CHARACTERISTICS (–40
°C ≤ TA ≤ +125°C; +4.0 V ≤ VBAT ≤ +26.5 V using the 33394 typical application
circuit – see Figure 1, unless otherwise noted.)
Characteristic
Symbol
Min.
Typ.
Max.
Unit
DC CHARACTERISTICS:
SPI
DO Output High Voltage, IOH = –100 µA
VOH
4.2
V
DO Output Low Voltage, IOL = 1.6 mA
VOL
0.4
V
DO Tri–state Leakage Current, CS = 0
IDOLkg
–10
10
µA
CS, SCLK, DI Input High Voltage
VIH
2.7
3.1
3.5
V
CS, SCLK, DI Input Low Voltage
VIL
1.7
2.1
2.5
V
CS, SCLK, DI Input Voltage Threshold Hysteresis
VIhys
0.8
1.0
1.2
V
CS, SCLK, DI Pull–Down Current,
CS, SCLK, DI = VDDH to VIL(min)
ISPI_PD
10
20
50
µA
AC CHARACTERISTICS:
SPI
NOTES: MPC565 QSMCM/ SPI set for CPHA = 0 & CPOL = 0. *Assumes MPC565 SCLK rise and fall times of 30 ns, DO load = 200pF
Transfer Frequency
fop
dc
5.00
MHz
1
SCLK Period
tsck
200
ns
2
Enable Lead Time
tlead
105
ns
3
Enable Lag Time
tlag
50
ns
4
SCLK High Time*
tsckhs
70
ns
5
SCLK Low Time*
tsckls
70
ns
6
SDI Input Setup Time
tsus
16
ns
7
SDI Input Hold Time
ths
20
ns
8
SDO Access Time
ta
75
ns
9
SDO Disable Time
tdis
100
ns
10
SDO Output Valid Time
tvs
75
ns
11
SDO Output Hold Time
tho
0
ns
12
Rise Time (Design Information)
(Note 1)
tro
30
ns
13
Fall Time (Design Information)
(Note 1)
tfo
30
ns
14
CS Negated Time
(Note 1)
tcsn
500
ns
NOTE:
1. Guaranteed by design but not production tested.
Figure 3. SPI Timing Diagram
3
14
2
4
1
5
8
10
11
9
67
12 13
CS
SCLK
DO
DI
LSB OUT
DATA
MSB OUT
DON’T
CARE
LSB IN
DATA
MSB IN
20% and 70% of Vdd typ.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com