データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ADA4255ACPZ-R7 データシート(PDF) 50 Page - Analog Devices

部品番号 ADA4255ACPZ-R7
部品情報  Zero Drift, High Voltage, Programmable Gain Instrumentation Amplifier with Charge Pump
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

ADA4255ACPZ-R7 データシート(HTML) 50 Page - Analog Devices

Back Button ADA4255ACPZ-R7 Datasheet HTML 46Page - Analog Devices ADA4255ACPZ-R7 Datasheet HTML 47Page - Analog Devices ADA4255ACPZ-R7 Datasheet HTML 48Page - Analog Devices ADA4255ACPZ-R7 Datasheet HTML 49Page - Analog Devices ADA4255ACPZ-R7 Datasheet HTML 50Page - Analog Devices ADA4255ACPZ-R7 Datasheet HTML 51Page - Analog Devices ADA4255ACPZ-R7 Datasheet HTML 52Page - Analog Devices ADA4255ACPZ-R7 Datasheet HTML 53Page - Analog Devices ADA4255ACPZ-R7 Datasheet HTML 54Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 64 page
background image
Data Sheet
ADA4255
REGISTER DETAILS
analog.com
Rev. 0 | 50 of 64
ANALOG ERROR REGISTER (ANALOG_ERR)
DETAILS
Table 17. ANALOG_ERR Register Details (Register 0x04)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Bit Name
G_RST
POR_HV
Reserved
WB_ERR
FAULT_INT
OUTPUT_ERR
INPUT_ERR
MUX_OVER_VOLT_ERR
Access
R/W
R/W
Reserved
R/W
R/W
R/W
R/W
R/W
Reset
0
0
Reserved
0
0
0
0
0
Bit 7, G_RST—Gain Reset Flag
The G_RST flag indicates that the gain settings in the GAIN_ MUX
register have been reset to their defaults due to an overvoltage
event in one or more of the input amplifiers that lasted more than
200 μs. Bit G5 in the TEST_MUX register is not reset by this
event. This safety measure protects the input resistor network from
overvoltage. This flag can be cleared by writing a 1 to this bit.
Clearing this flag does not restore gain settings to the previous
values.
Bit 6, POR_HV—Power-On Reset HV Supply
The POR_HV flag indicates that an event occurred on VDDH,
VSSH, or VDDCP, causing the power-on reset circuit to trip. When
the supply voltage returns to a valid state, the ADA4255 runs a
calibration. Clear this error flag by writing a 1 to this bit position.
Bit 4, WB_ERR—Wire Break Detect Error
When performing a wire break test using the WB_DETECT register,
the WB_ERR flag indicates a fault on the inputs of the amplifier.
Clear this error by writing a 1 to this bit position.
Bit 3, FAULT_INT—Fault Interrupt
An OR function is performed on all unmasked error flags in
the ANALOG_ERR register and the DIGITAL_ERR register to
generate the FAULT_INT fault interrupt. Configuring GPIO3 as
an output using the corresponding GPIO_DIR bit and setting the
FAULT_INT_OUT bit (Register SF_CFG) to 1 outputs this signal to
GPIO3. Clear this error by writing a 1 to this bit position. In this
mode, GPIO3 is active low.
Bit 2, OUTPUT_ERR—Output Amplifier Error
The OUTPUT_ERR flag indicates that the output amplifier is over-
loaded. The cause of this overload condition is either the output
voltage saturating or excessive current being conducted from the
output of the amplifier. Clear this error by writing a 1 to this bit
position.
Bit 1, INPUT_ERR—Input Amplifier Error
The INPUT_ERR flag indicates that one of the input amplifiers is
overloaded. The cause of this overload condition is either saturation
of one of the amplifier outputs, or a violation of the input voltage
range. When this error flag is tripped for longer than 200 μs, gain
settings in the GAIN_MUX register reset to the default values and
the G_RST flag is set to 1. Bit G5 is not reset. Clear this error by
writing a 1 to this bit position.
Bit 0, MUX_OVER_VOLT_ERR—Input
Multiplexer Overvoltage Error
The MUX_OVER_VOLT_ERR flag indicates that excessive voltage
is detected by the input multiplexer. The multiplexer turns all chan-
nels off to protect the input amplifier. Reads of the INPUT_MUX
register during this time do not reflect this. The threshold for this
detection is typically VSSH + 0.9 V and VDDH − 0.9 V. When the
input voltage returns to the valid range after 20 μs, the multiplexer
returns to the previous settings. If latched mode is in use, the error
flag remains until reset. If nonlatched mode is used, the error flag
clears when the multiplexer returns to the previous settings.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com