データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ADA4255ACPZ-R7 データシート(PDF) 54 Page - Analog Devices

部品番号 ADA4255ACPZ-R7
部品情報  Zero Drift, High Voltage, Programmable Gain Instrumentation Amplifier with Charge Pump
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

ADA4255ACPZ-R7 データシート(HTML) 54 Page - Analog Devices

Back Button ADA4255ACPZ-R7 Datasheet HTML 50Page - Analog Devices ADA4255ACPZ-R7 Datasheet HTML 51Page - Analog Devices ADA4255ACPZ-R7 Datasheet HTML 52Page - Analog Devices ADA4255ACPZ-R7 Datasheet HTML 53Page - Analog Devices ADA4255ACPZ-R7 Datasheet HTML 54Page - Analog Devices ADA4255ACPZ-R7 Datasheet HTML 55Page - Analog Devices ADA4255ACPZ-R7 Datasheet HTML 56Page - Analog Devices ADA4255ACPZ-R7 Datasheet HTML 57Page - Analog Devices ADA4255ACPZ-R7 Datasheet HTML 58Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 64 page
background image
Data Sheet
ADA4255
REGISTER DETAILS
analog.com
Rev. 0 | 54 of 64
GPIO DIRECTION REGISTER (GPIO_DIR)
DETAILS
Table 22. GPIO_DIR Register Details (Register 0x08)
Bit 7
Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Bit Name
Reserved
GPIO_DIR[6:0]
Access
Reserved
R/W
Reset
Reserved
0
0
0
0
0
0
0
Bits[6:0], GPIO_DIR—GPIO Direction
Configuration
The GPIO_DIR bit field is used to configure each GPIOx pin as
either an input or an output. Setting a bit in this bit field to 1
configures the corresponding GPIOx pin as an output. Clearing a bit
in this bit field to 0 configures the corresponding GPIOx as an input.
SEQUENTIAL CHIP SELECT REGISTER (SCS)
DETAILS
Table 23. SCS Register Details (Register 0x09)
Bit 7
Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Bit Name
Reserved
SCS[6:0]
Access
Reserved
R/W
Reset
Reserved
0
0
0
0
0
0
0
Bits[6:0], SCS—Sequential Chip Select
Configuration
Bits[6:0] configure the GPIOx pins as sequential chip select (SCS)
pins. Setting any bit in SCS6 to SCS0 to 1 and configuring the
respective GPIOx pin as an output via the GPIO_DIR register
makes that GPIOx function as a chip select pin for a slave device.
When SCS is used, the first CS pulse addresses the first GPIOx
configured for SCS. Subsequent CS pulses address the remainder
of the GPIOx pins configured for SCS, and the last CS pulse
addresses the ADA4255. This sequence repeats in a round robin
format until the ADA4255 is configured otherwise. This process is
shown in Figure 112.
Slave SCS lines may require pull-up resistors to avoid inadvertently
communicating with slave devices during SCS configuration.
Figure 112. Sequential Chip Select Flowchart



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com