データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ADA4255ACPZ-R7 データシート(PDF) 59 Page - Analog Devices

部品番号 ADA4255ACPZ-R7
部品情報  Zero Drift, High Voltage, Programmable Gain Instrumentation Amplifier with Charge Pump
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

ADA4255ACPZ-R7 データシート(HTML) 59 Page - Analog Devices

Back Button ADA4255ACPZ-R7 Datasheet HTML 55Page - Analog Devices ADA4255ACPZ-R7 Datasheet HTML 56Page - Analog Devices ADA4255ACPZ-R7 Datasheet HTML 57Page - Analog Devices ADA4255ACPZ-R7 Datasheet HTML 58Page - Analog Devices ADA4255ACPZ-R7 Datasheet HTML 59Page - Analog Devices ADA4255ACPZ-R7 Datasheet HTML 60Page - Analog Devices ADA4255ACPZ-R7 Datasheet HTML 61Page - Analog Devices ADA4255ACPZ-R7 Datasheet HTML 62Page - Analog Devices ADA4255ACPZ-R7 Datasheet HTML 63Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 64 page
background image
Data Sheet
ADA4255
REGISTER DETAILS
analog.com
Rev. 0 | 59 of 64
TEST MULTIPLEXER REGISTER (TEST_MUX)
DETAILS
Table 29. TEST_MUX Register Details (Register 0x0E)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Bit Name
G5
CAL_SEL
CAL_EN[1:0]
TEST_MUX[3:0]
Access
R/W
RW
R/W
R/W
Reset
0
0
0
0
0
0
0
0
Figure 113. Test Multiplexer Connectivity
Bit 7, G5—Output Amplifier Scaling Gain =
1.25 V/V
Clearing Bit G4 to 0 and setting Bit G5 to 1 configures the output
amplifier to a scaling gain value of 1.25 V/V. This setting scales the
input amplifier gain configured in the GAIN_MUX register by
1.25 V/V.
Table 30. Output Amplifier Scaling Gain Settings
G5
G4
Output Amplifier Scaling Gain (V/V)
0
0
1
X1
1
1.375
1
0
1.25
1 X means don't care.
Bit 6, CAL_SEL—Calibration Type
Configuration
Clearing the CAL_SEL bit to 0 configures the ADA4255 to perform
quick calibrations. Setting CAL_SEL to 1 configures the ADA4255
to perform full calibrations.
Bits[5:4], CAL_EN[1:0]—Scheduled Calibration
Enable and Interval
CAL_EN enables scheduled calibrations and configures the interval
on which these calibrations execute. While calibrations are execut-
ing, the inputs of the PGIA are not connected to the input pins.
The CAL_BUSY signal indicates when a calibration is executing.
CAL_BUSY can be output to GPIO2 by configuring GPIO2 as an
output via the GPIO_DIR bits (Register GPIO_DIR) and setting the
CAL_BUSY_OUT bit (Register SF_CFG) to 1. Minimize and avoid
noise and input transients during calibrations.
Table 31. Scheduled Calibration Configurations
CAL_EN, Bit 1
CAL_EN, Bit 0
Scheduled Calibration Configuration
0
0
Disabled
0
1
Enabled, 33 sec interval
1
0
Enabled, 132 sec interval
1
1
Enabled, 495 sec interval



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com