データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

H8SX/1663R データシート(PDF) 36 Page - Renesas Technology Corp

部品番号 H8SX/1663R
部品情報  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663R データシート(HTML) 36 Page - Renesas Technology Corp

Back Button H8SX/1663R Datasheet HTML 32Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 33Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 34Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 35Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 36Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 37Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 38Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 39Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 40Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 1504 page
background image
Section 1 Overview
Rev. 2.00 Sep. 24, 2008 Page 4 of 1468
REJ09B0412-0200
Classification
Module/
Function
Description
EXDMA
controller
(EXDMAC)
• Four-channel DMA transfer available
• Two activation methods (auto-request and external request)
• Four transfer modes (normal, repeat, block, and cluster
transfer)
• Dual or single address mode selectable
• Extended repeat area function
DMA
controller
(DMAC)
• Four-channel DMA transfer available
• Three activation methods (auto-request, on-chip module
interrupt, and external request)
• Three transfer modes (normal, repeat, and block)
• Dual or single address mode selectable
• Extended repeat area function
DMA
Data
transfer
controller
(DTC)
• Allows DMA transfer over 78 channels (number of DTC
activation sources)
• Activated by interrupt sources (chain transfer enabled)
• Three transfer modes (normal transfer, repeat transfer, block
transfer)
• Short-address mode or full-address mode selectable
• 16-Mbyte external address space
External bus
extension
Bus
controller
(BSC)
• The external address space can be divided into eight areas,
each of which is independently controllable
 Chip-select signals (CS0 to CS7) can be output
 Access in two or three states can be selected for each area
 Program wait cycles can be inserted
 The period of CS assertion can be extended
 Idle cycles can be inserted
• Bus arbitration function (arbitrates bus mastership among the
internal CPU, DMAC, EXDMAC, DTC, Refresh, and external
bus masters)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com