H8SXSLASH1663R datasheet(37/1504 Pages) RENESAS

37 / 1504 page

Section 1 Overview

Rev. 2.00 Sep. 24, 2008 Page 5 of 1468

REJ09B0412-0200

Classification

Module/

Function

Description

Bus formats

• External memory interfaces (for the connection of ROM, burst

ROM, SRAM, byte control SRAM, DRAM, and synchronous

DRAM)

• Address/data bus format: Support for both separate and

multiplexed buses (8-bit access or 16-bit access)

External bus

extension

Bus

controller

(BSC)

• Endian conversion function for connecting devices in little-

endian format

Clock

Clock pulse

generator

(CPG)

• One clock generation circuit available

• Separate clock signals are provided for each of functional

modules (detailed below) and each is independently specifiable

(multi-clock function)

 System-intended data transfer modules, i.e. the CPU, runs

in synchronization with the system clock (I

φ): 8 to 50 MHz

 Internal peripheral functions run in synchronization with the

peripheral module clock (P

φ): 8 to 35 MHz

 Modules in the external space are supplied with the external

bus clock (B

φ): 8 to 50 MHz

• Includes a PLL frequency multiplication circuit and frequency

divider, so the operating frequency is selectable

• Five low-power-consumption modes: Sleep mode, all-module-

clock-stop mode, software standby mode, deep software

standby mode, and hardware standby mode

H8SX/1663R データシート(PDF) 37 Page - Renesas Technology Corp

H8SX/1663R データシート(HTML) 37 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード