H8SXSLASH1663R datasheet(66/1504 Pages) RENESAS

66 / 1504 page

Section 2 CPU

Rev. 2.00 Sep. 24, 2008 Page 34 of 1468

REJ09B0412-0200

• Two base registers

 Vector base register

 Short address base register

• 4-Gbyte address space

 Program: 4 Gbytes

 Data:

4 Gbytes

• High-speed operation

 All frequently-used instructions executed in one or two states

 8/16/32-bit register-register add/subtract: 1 state

 8 × 8-bit register-register multiply:

1 state (When the multiplier is available.)

 16 ÷ 8-bit register-register divide:

10 states (When the multiplier is available.)

 16 × 16-bit register-register multiply:

1 state (When the multiplier is available.)

 32 ÷ 16-bit register-register divide:

18 states (When the multiplier is available.)

 32 × 32-bit register-register multiply:

5 states (When the multiplier is available.)

 32 ÷ 32-bit register-register divide:

18 states (When the multiplier is available.)

• Four CPU operating modes

 Normal mode

 Middle mode

 Advanced mode

 Maximum mode

• Power-down modes

 Transition is made by execution of SLEEP instruction

 Choice of CPU operating clocks

Notes: 1. Advanced mode is only supported as the CPU operating mode of the H8SX/1668R

Group and H8SX/1668M Group.

Group. Normal, middle, and maximum modes are not supported.

2. The multiplier and divider are supported by the H8SX/1668R Group and H8SX/1668M

Group.

H8SX/1663R データシート(PDF) 66 Page - Renesas Technology Corp

H8SX/1663R データシート(HTML) 66 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード