データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

H8SX/1663R データシート(PDF) 552 Page - Renesas Technology Corp

部品番号 H8SX/1663R
部品情報  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663R データシート(HTML) 552 Page - Renesas Technology Corp

Back Button H8SX/1663R Datasheet HTML 548Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 549Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 550Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 551Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 552Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 553Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 554Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 555Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 556Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 552 / 1504 page
background image
Section 11 EXDMA Controller (EXDMAC)
Rev. 2.00 Sep. 24, 2008 Page 520 of 1468
REJ09B0412-0200
11.5.12
Operation Timing in Each Mode
This section describes examples of operation timing in each mode. The CPU external bus cycle is
shown as an example of conflict with another bus master.
(1)
Auto-Request/Normal Transfer Mode/Cycle Steal Mode
With auto-request (in cycle steal mode), when the DTE bit is set to 1 in EDMDR, an EXDMA
transfer cycle is started a minimum of three cycles later. If there is a transfer request for another
channel of higher priority, the transfer request by the original channel is held pending, and transfer
is performed on the higher-priority channel from the next transfer. Transfer on the original channel
is resumed on completion of the higher-priority channel transfer.
Figures 11.39 and 11.40 show operation timing examples for various conditions.
3 cycles
Bus release
EXDMA
write
EXDMA
read
EXDMA
write
EXDMA
read
0
1
0
B
φ
Bus cycle
CPU operation
ETEND
DTE bit
3 cycles
EXDMA
write
EXDMA
read
Bus
release
Bus
release
Bus
release
DTE 1
write
Internal bus space cycles
3 cycles
Last transfer cycle
Figure 11.39 Auto-Request/Normal Transfer Mode/Cycle Steal Mode
(No Conflict/Dual Address Mode)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com