| データシートサーチシステム |
|
H8SX/1663R データシート(PDF) 139 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX/1663R データシート(HTML) 139 Page - Renesas Technology Corp |
|
139 / 1504 page ![]() Section 5 Voltage Detection Circuit (LVD) Rev. 2.00 Sep. 24, 2008 Page 107 of 1468 REJ09B0412-0200 Bit Bit Name Initial Value R/W Description 4 LVDMON 0 R LVD Monitor This bit monitors the voltage level. This bit is valid when the LVDE bit is 1 and read as 0 when the LVDE bit is 0. Writing to this bit is ineffective. 0: Vcc must fall below Vdet. 1: Vcc must rise above Vdet. 3 to 0 — 0 R/W Reserved These bits are always read as 0 and the write value should always be 0. 5.2.2 Reset Status Register (RSTSR) RSTSR indicates the source of an internal reset or voltage monitoring interrupt. Note: * To clear the flag, only 0 should be written to. 7 DPSRSTF 0 R/(W) * 6 — 0 R/W 5 — 0 R/W 4 — 0 R/W 3 — 0 R/W 2 LVDF Undefined R/(W) * 1 — Undefined R/W 0 PORF Undefined R Bit Bit name Initial value: R/W: Bit Bit Name Initial Value R/W Description 7 DPSRSTF 0 R/W* Deep Software Standby Reset Flag This bit indicates release from deep software standby mode due to the interrupt source selected by DPSIER and DPSIEGR, and generation of an internal reset. [Setting condition] Release from deep software standby mode due to an interrupt source. [Clearing condition] • Writing 0 to the bit after reading it as1. • Generation of a pin reset, power on reset, or voltage monitoring reset. |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |