データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

H8SX/1663R データシート(PDF) 193 Page - Renesas Technology Corp

部品番号 H8SX/1663R
部品情報  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663R データシート(HTML) 193 Page - Renesas Technology Corp

Back Button H8SX/1663R Datasheet HTML 189Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 190Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 191Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 192Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 193Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 194Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 195Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 196Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 197Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 193 / 1504 page
background image
Section 7 Interrupt Controller
Rev. 2.00 Sep. 24, 2008 Page 161 of 1468
REJ09B0412-0200
7.6.4
Interrupt Response Times
Table 7.4 shows interrupt response times – the interval between generation of an interrupt request
and execution of the first instruction in the interrupt handling routine. The symbols for execution
states used in table 7.4 are explained in table 7.5.
This LSI is capable of fast word transfer to on-chip memory, so allocating the program area in on-
chip ROM and the stack area in on-chip RAM enables high-speed processing.
Table 7.4
Interrupt Response Times
Normal Mode*
5
Advanced Mode
Maximum Mode*
5
Execution State
Interrupt
Control
Mode 0
Interrupt
Control
Mode 2
Interrupt
Control
Mode 0
Interrupt
Control
Mode 2
Interrupt
Control
Mode 0
Interrupt
Control
Mode 2
Interrupt priority determination*
1
3
Number of states until executing
instruction ends*
2
1 to 19 + 2·S
I
PC, CCR, EXR stacking
S
K to 2·SK*
6
2·S
K
S
K to 2·SK*
6
2·S
K
2·S
K
2·S
K
Vector fetch
S
h
Instruction fetch*
3
2·S
I
Internal processing*
4
2
Total (using on-chip memory)
10 to 31
11 to 31
10 to 31
11 to 31
11 to 31
11 to 31
Notes: 1. Two states for an internal interrupt.
2. In the case of the MULXS or DIVXS instruction
3. Prefetch after interrupt acceptance or for an instruction in the interrupt handling routine.
4. Internal operation after interrupt acceptance or after vector fetch
5. Not available in this LSI.
6. When setting the SP value to 4n, the interrupt response time is S
K; when setting to 4n +
2, the interrupt response time is 2·S
K.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com