データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

H8SX/1663R データシート(PDF) 196 Page - Renesas Technology Corp

部品番号 H8SX/1663R
部品情報  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663R データシート(HTML) 196 Page - Renesas Technology Corp

Back Button H8SX/1663R Datasheet HTML 192Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 193Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 194Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 195Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 196Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 197Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 198Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 199Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 200Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 196 / 1504 page
background image
Section 7 Interrupt Controller
Rev. 2.00 Sep. 24, 2008 Page 164 of 1468
REJ09B0412-0200
to the DTCP and DMAP setting. If the CPU is given priority over the DTC or DMAC, the DTC or
DMAC may not be activated, and the data transfer may not be performed.
(2)
Priority Determination
The DTC activation source is selected according to the default priority, and the selection is not
affected by its mask level or priority level. For respective priority levels, see table 12.1, Interrupt
Sources, DTC Vector Addresses, and Corresponding DTCEs.
(3)
Operation Order
If the same interrupt is selected as both the DTC activation source and CPU interrupt source, the
CPU interrupt exception handling is performed after the DTC data transfer. If the same interrupt is
selected as the DTC, DMAC or EXDMAC activation source or CPU interrupt source, respective
operations are performed independently.
Table 7.6 lists the selection of interrupt sources and interrupt source clear control by setting the
DTA bit in DMDR of the DMAC, the DTCE bit in DTCERA to DTCERH of the DTC, and the
DISEL bit in MRB of the DTC.
Table 7.6
Interrupt Source Selection and Clear Control
Setting
DMAC
DTC
Interrupt Source Selection/Clear Control
DTA
DTCE
DISEL
DMAC
DTC
CPU
0
0
*
O
X
0
O
X
1
1
O
O
1
*
*
X
X
[Legend]
√: The corresponding interrupt is used. The interrupt source is cleared.
(The interrupt source flag must be cleared in the CPU interrupt handling routine.)
O: The corresponding interrupt is used. The interrupt source is not cleared.
X: The corresponding interrupt is not available.
*: Don't care.
(4)
Usage Note
The interrupt sources of the SCI, and A/D converter are cleared according to the setting shown in
table 7.6, when the DTC or DMAC reads/writes the prescribed register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com