データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

H8SX/1663R データシート(PDF) 198 Page - Renesas Technology Corp

部品番号 H8SX/1663R
部品情報  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663R データシート(HTML) 198 Page - Renesas Technology Corp

Back Button H8SX/1663R Datasheet HTML 194Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 195Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 196Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 197Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 198Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 199Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 200Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 201Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 202Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 198 / 1504 page
background image
Section 7 Interrupt Controller
Rev. 2.00 Sep. 24, 2008 Page 166 of 1468
REJ09B0412-0200
the condition that has held the activation source is cancelled (CPUPCE = 1 and the value of the
bits CPUP2 to CPUP0 is greater than that of the bits EDMAP2 to EDMAP0). When different
priority level is assigned for each channel, channels having higher priority than CPU continue
transferring processing, while activation sources for channels with lower priority should only be
held.
There are two methods for assigning the priority level to the CPU by the IPSETE bit in CPUPCR.
Setting the IPSETE bit to 1 enables a function to automatically assign the value of the interrupt
mask bit of the CPU to the CPU priority level. Clearing the IPSETE bit to 0 disables the function
to automatically assign the priority level. Therefore, the priority level is assigned directly by
software rewriting bits CPUP2 to CPUP0. Even if the IPSETE bit is 1, the priority level of the
CPU is software assignable by rewriting the interrupt mask bit of the CPU (I bit in CCR or I2 to I0
bits in EXR).
The priority level which is automatically assigned when the IPSETE bit is 1 differs according to
the interrupt control mode.
In interrupt control mode 0, the I bit in CCR of the CPU is reflected in bit CPUP2. Bits CPUP1
and CPUP0 are fixed 0. In interrupt control mode 2, the values of bits I2 to I0 in EXR of the CPU
are reflected in bits CPUP2 to CPUP0.
Table 7.7 shows the CPU priority control.
Table 7.7
CPU Priority Control
Control Status
Interrupt
Control
Mode
Interrupt
Priority
Interrupt
Mask Bit
IPSETE in
CPUPCR
CPUP2 to CPUP0
Updating of CPUP2
to CPUP0
0
Default
I = any
0
B'111 to B'000
Enabled
I = 0
1
B'000
Disabled
I = 1
B'100
2
IPR setting
I2 to I0
0
B'111 to B'000
Enabled
1
I2 to I0
Disabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com