データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

H8SX/1663R データシート(PDF) 259 Page - Renesas Technology Corp

部品番号 H8SX/1663R
部品情報  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663R データシート(HTML) 259 Page - Renesas Technology Corp

Back Button H8SX/1663R Datasheet HTML 255Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 256Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 257Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 258Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 259Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 260Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 261Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 262Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 263Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 259 / 1504 page
background image
Section 9 Bus Controller (BSC)
Rev. 2.00 Sep. 24, 2008 Page 227 of 1468
REJ09B0412-0200
Name
Symbol
I/O
Function
Output enable/clock enable
OE/CKE
Output
Output enable signal for DRAM
Clock enable signal for SDRAM
SDRAM
φ
SDRAM
φ
Output
SDRAM dedicated clock
Wait
WAIT
Input
Wait request signal when accessing external address
space
Bus request
BREQ
Input
Request signal for release of bus to external bus
master
Bus request acknowledge
BACK
Output
Acknowledge signal indicating that bus has been
released to external bus master
Bus request output
BREQO
Output
External bus request signal used when internal bus
master accesses external address space in the
external-bus released state
Data transfer acknowledge 3
(DMAC_3)
DACK3
Output
Data acknowledge signal for DMAC_3 single address
transfer
Data transfer acknowledge 2
(DMAC_2
DACK2
Output
Data acknowledge signal for DMAC_2 single address
transfer
Data transfer acknowledge 1
(DMAC_1)
DACK1
Output
Data acknowledge signal for DMAC_1 single address
transfer
Data transfer acknowledge 0
(DMAC_0)
DACK0
Output
Data acknowledge signal for DMAC_0 single address
transfer
Data transfer acknowledge 3
(EXDMAC_3)
EDACK3
Output
Data acknowledge signal for EXDMAC_3 single
address transfer
Data transfer acknowledge 2
(EXDMAC_2
EDACK2
Output
Data acknowledge signal for EXDMAC_2 single
address transfer
Data transfer acknowledge 1
(EXDMAC_1)
EDACK1
Output
Data acknowledge signal for EXDMAC_1 single
address transfer
Data transfer acknowledge 0
(EXDMAC_0)
EDACK0
Output
Data acknowledge signal for EXDMAC_0 single
address transfer
External bus clock
B
φ
Output
External bus clock



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com