H8SXSLASH1663R datasheet(108/1504 Pages) RENESAS

108 / 1504 page

Section 2 CPU

Rev. 2.00 Sep. 24, 2008 Page 76 of 1468

REJ09B0412-0200

2.9

Processing States

The H8SX CPU has five main processing states: the reset state, exception-handling state, program

execution state, bus-released state, and program stop state. Figure 2.16 indicates the state

transitions.

• Reset state

In this state the CPU and internal peripheral modules are all initialized and stopped. When the

RES input goes low, all current processing stops and the CPU enters the reset state. All

interrupts are masked in the reset state. Reset exception handling starts when the

RES signal

changes from low to high. For details, see section 6, Exception Handling.

The reset state can also be entered by a watchdog timer overflow when available.

• Exception-handling state

The exception-handling state is a transient state that occurs when the CPU alters the normal

processing flow due to activation of an exception source, such as, a reset, trace, interrupt, or

trap instruction. The CPU fetches a start address (vector) from the exception handling vector

table and branches to that address. For further details, see section 6, Exception Handling.

• Program execution state

In this state the CPU executes program instructions in sequence.

• Bus-released state

The bus-released state occurs when the bus has been released in response to a bus request from

a bus master other than the CPU. While the bus is released, the CPU halts operations.

• Program stop state

This is a power-down state in which the CPU stops operating. The program stop state occurs

when a SLEEP instruction is executed or the CPU enters hardware standby mode. For details,

see section 28, Power-Down Modes.

H8SX/1663R データシート(PDF) 108 Page - Renesas Technology Corp