データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

H8SX/1663R データシート(PDF) 111 Page - Renesas Technology Corp

部品番号 H8SX/1663R
部品情報  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663R データシート(HTML) 111 Page - Renesas Technology Corp

Back Button H8SX/1663R Datasheet HTML 107Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 108Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 109Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 110Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 111Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 112Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 113Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 114Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 115Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 111 / 1504 page
background image
Section 3 MCU Operating Modes
Rev. 2.00 Sep. 24, 2008 Page 79 of 1468
REJ09B0412-0200
Section 3 MCU Operating Modes
3.1
Operating Mode Selection
This LSI has seven operating modes (modes 1, 2, 3, 4, 5, 6, and 7). The operating mode is selected
by the setting of mode pins MD2 to MD0. Enabling and disabling of the SDRAM interface can be
selected with the MD3 setting for each operating mode. Table 3.1 lists MCU operating mode
settings. Table 3.2 shows the SDRAM interface setting for each MCU operating mode
Table 3.1
MCU Operating Mode Settings
External Data
Bus Width
MCU
Operating
Mode
MD2
MD1
MD0
CPU
Operating
Mode
Address
Space
LSI Initiation
Mode
On-Chip
ROM
Default Max.
1
0
0
1
Advanced
mode
16 Mbytes User boot mode
Enabled
16 bits
2
0
1
0
Boot mode
Enabled
16 bits
3
0
1
1
Boundary scan
enabled single-chip
mode
Enabled
16 bits
4
1
0
0
Disabled
16 bits
16 bits
5
1
0
1
On-chip ROM
disabled extended
mode
Disabled
8 bits
16 bits
6
1
1
0
On-chip ROM
enabled extended
mode
Enabled
8 bits
16 bits
7
1
1
1
Single-chip mode
Enabled
16 bits
Table 3.2
SDRAM Interface Setting for each MCU Operating Mode
MD3
SDRAM Interface
0
Disabled
1
Enabled
In this LSI, an advanced mode as the CPU operating mode and a 16-Mbyte address space are
available. The initial external bus widths are eight or 16 bits. As the LSI initiation mode, the
external extended mode, on-chip ROM initiation mode, or single-chip initiation mode can be
selected.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com