データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

H8SX/1663R データシート(PDF) 153 Page - Renesas Technology Corp

部品番号 H8SX/1663R
部品情報  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663R データシート(HTML) 153 Page - Renesas Technology Corp

Back Button H8SX/1663R Datasheet HTML 149Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 150Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 151Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 152Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 153Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 154Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 155Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 156Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 157Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 153 / 1504 page
background image
Section 6 Exception Handling
Rev. 2.00 Sep. 24, 2008 Page 121 of 1468
REJ09B0412-0200
Bus Cycle
Type
Bus Master
Description
Address Error
Accesses word data from even addresses
No (normal)
Accesses word data from odd addresses
No (normal)
Accesses external memory space in single-chip
mode
Occurs
Accesses to access prohibited area*
2
Occurs
Accesses external memory space
No (normal)
Data read/write EXDMAC
Accesses spaces other than external memory
space
Occurs
Address access space is the external memory
space for single address transfer
No (normal)
Single address
transfer
DMAC or
EXDMAC
Address access space is not the external memory
space for single address transfer
Occurs
Notes: 1. For on-chip peripheral module space, see section 9, Bus Controller (BSC).
2. For the access prohibited area, refer to figure 3.1 in section 3.4, Address Map.
6.5.2
Address Error Exception Handling
When an address error occurs, address error exception handling starts after the bus cycle causing
the address error ends and current instruction execution completes. The address error exception
handling is as follows:
1. The contents of PC, CCR, and EXR are saved in the stack.
2. The interrupt mask bit is updated and the T bit is cleared to 0.
3. An exception handling vector table address corresponding to the address error is generated, the
start address of the exception service routine is loaded from the vector table to PC, and
program execution starts from that address.
Even though an address error occurs during a transition to an address error exception handling, the
address error is not accepted. This prevents an address error from occurring due to stacking for
exception handling, thereby preventing infinitive stacking.
If the SP contents are not a multiple of 2 when an address error exception handling occurs, the
stacked values (PC, CCR, and EXR) are undefined.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com