H8SXSLASH1663R datasheet(216/1504 Pages) RENESAS

216 / 1504 page

Section 9 Bus Controller (BSC)

Rev. 2.00 Sep. 24, 2008 Page 184 of 1468

REJ09B0412-0200

• DRAM interface

DRAM interface is available as area 2

Row/column address-multiplexed output (8, 9, 10, or 11 bits)

Two

CAS signals control byte accesses for 16-bit data bus device

CAS assertion period can be extended by a program wait and a pin wait

Burst access can be performed in fast page mode

Tp cycle for ensuring a RAS precharge time can be inserted

CAS-before-RAS refresh (CBR refresh) and self refresh are selectable

• Synchronous DRAM interface

Synchronous DRAM interface is available as area 2

Row/column address-multiplexed output (8, 9, 10, or 11 bits)

DQM signals control byte access for 16-bit data bus device

Auto refresh and self refresh are selectable

CAS latency can be selected from 2 to 4

High-speed data transfer is available using EXDMAC cluster transfer

• Idle cycle insertion

Idle cycles can be inserted between external read accesses to different areas

Idle cycles can be inserted before the external write access after an external read access

Idle cycles can be inserted before the external read access after an external write access

Idle cycles can be inserted before the external access after a DMAC/EXDMAC single address

transfer (write access)

• Write buffer function

External write cycles and internal accesses can be executed in parallel

Write accesses to the on-chip peripheral module and on-chip memory accesses can be executed

in parallel

DMAC single address transfers and internal accesses can be executed in parallel

• External bus release function

• Bus arbitration function

Includes a bus arbiter that arbitrates bus mastership among the CPU, DMAC, EXDMAC,

DTC, and external bus master

• EXDMAC external bus transfers and internal accesses can be executed in parallel.

• Multi-clock function

The internal peripheral functions can be operated in synchronization with the peripheral

module clock (P

φ). Accesses to the external address space can be operated in synchronization

with the external bus clock (B

φ).

H8SX/1663R データシート(PDF) 216 Page - Renesas Technology Corp

H8SX/1663R データシート(HTML) 216 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード