H8SXSLASH1663R datasheet(253/1504 Pages) RENESAS

253 / 1504 page

Section 9 Bus Controller (BSC)

Rev. 2.00 Sep. 24, 2008 Page 221 of 1468

REJ09B0412-0200

9.4

Multi-Clock Function and Number of Access Cycles

The internal functions of this LSI operate synchronously with the system clock (I

φ), the peripheral

module clock (P

φ), or the external bus clock (Bφ). Table 9.1 shows the synchronization clock and

their corresponding functions.

Table 9.1

Synchronization Clocks and Their Corresponding Functions

Synchronization Clock

Function Name

MCU operating mode

Interrupt controller

Bus controller

CPU

DTC

DMAC

EXDMAC

Internal memory

Clock pulse generator

Power down control

I/O ports

TPU

PPG

TMR

WDT

SCI

A/D

D/A

IIC2

USB

External bus interface

The frequency of each synchronization clock (I

φ, Pφ, and Bφ) is specified by the system clock

control register (SCKCR) independently. For further details, see section 27, Clock Pulse

Generator.

There will be cases when P

φ and Bφ are equal to Iφ and when Pφ and Bφ are different from Iφ

according to the SCKCR specifications. In any case, access cycles for internal peripheral functions

and external space is performed synchronously with P

φ and Bφ, respectively.

H8SX/1663R データシート(PDF) 253 Page - Renesas Technology Corp

H8SX/1663R データシート(HTML) 253 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード