H8SXSLASH1663R datasheet(266/1504 Pages) RENESAS

266 / 1504 page

Section 9 Bus Controller (BSC)

Rev. 2.00 Sep. 24, 2008 Page 234 of 1468

REJ09B0412-0200

(d)

Address/data multiplexed I/O interface

The number of access cycles in data cycle of the address/data multiplexed I/O interface is the

same as that in the basic bus interface. The number of access cycles in address cycle can be

specified as two or three cycles by the ADDEX bit in MPXCR.

Number of access cycles in the address/data multiplexed I/O interface

= number of address output cycles (2, 3) + number of data output cycles (2, 3)

+ number of program wait cycles (0 to 7)

+ number of

CS extension cycles (0, 1, 2)

[+number of external wait cycles by the

WAIT pin]

(e)

DRAM Interface

In the DRAM interface, the numbers of precharge cycles, row address output cycles, and column

address output cycles can be specified.

The number of precharge cycles can be specified as one to four cycles by bits TPC1 and TPC0 in

DRACCR. The number of row address output cycles can be specified as one to four cycles by bits

RCD1 and RCD0 in DRACCR. The number of column address output cycles can be specified as

two or three cycles by the CAST bit in DRAMCR. For the column address output cycle, program

wait (0 to 7 cycles) specified by WTCRB or external wait by

WAIT can be inserted.

Number of access cycles in the DRAM interface

= number of precharge cycles (1 to 4) + number of row address output cycles (1 to 4)

+ number of column address output cycles (2 or 3)

+ number of program wait cycles (0 to 7)

[+number of external wait cycles by the WAIT pin]

(f)

SDRAM Interface

In the SDRAM interface, the numbers of precharge cycles, row address output cycles, and column

address output cycles, as well as clock suspend and write-precharge delay, can be specified by

DRACCR and WTCRB.

The number of precharge cycles can be specified as one to four cycles by bits TPC1 and TPC0 in

DRACCR. The number of row address output cycles can be specified as one to four cycles by bits

RCD1 and RCD0 in DRACCR. The number of column address output cycles during read access

can be specified as two to four cycles by bits W21 and W20 in WTCRB.

The cycles for clock suspend and write-precharge delay can be inserted by bits CKSPE and

TRWL in SDCR.

H8SX/1663R データシート(PDF) 266 Page - Renesas Technology Corp

H8SX/1663R データシート(HTML) 266 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード