データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

H8SX/1663R データシート(PDF) 115 Page - Renesas Technology Corp

部品番号 H8SX/1663R
部品情報  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663R データシート(HTML) 115 Page - Renesas Technology Corp

Back Button H8SX/1663R Datasheet HTML 111Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 112Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 113Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 114Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 115Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 116Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 117Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 118Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 119Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 115 / 1504 page
background image
Section 3 MCU Operating Modes
Rev. 2.00 Sep. 24, 2008 Page 83 of 1468
REJ09B0412-0200
3.2.2
System Control Register (SYSCR)
SYSCR controls MAC saturation operation, selects bus width mode for instruction fetch, sets
external bus mode, enables/disables the on-chip RAM, and selects the DTC address mode.
Bit
Bit Name
Initial Value
R/W
Note: * The initial value depends on the startup mode.
15
1
R/W
14
1
R/W
13
MACS
0
R/W
12
1
R/W
11
FETCHMD
0
R/W
10
Undefined*
R
9
EXPE
Undefined*
R/W
8
RAME
1
R/W
Bit
Bit Name
Initial Value
R/W
7
0
R/W
6
0
R/W
5
0
R/W
4
0
R/W
3
0
R/W
2
0
R/W
1
DTCMD
1
R/W
0
1
R/W
Bit
Bit Name
Initial
Value
R/W
Descriptions
15
14
1
1
R/W
R/W
Reserved
These bits are always read as 1. The write value should
always be 1.
13
MACS
0
R/W
MAC Saturation Operation Control
Selects either saturation operation or non-saturation
operation for the MAC instruction.
0: MAC instruction is non-saturation operation
1: MAC instruction is saturation operation
12
1
R/W
Reserved
This bit is always read as 1. The write value should
always be 1.
11
FETCHMD 0
R/W
Instruction Fetch Mode Select
This LSI can prefetch an instruction in units of 16 bits or
32 bits. Select the bus width for instruction fetch
depending on the used memory for the storage of
programs.
0: 32-bit mode
1: 16-bit mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com