H8SXSLASH1663R datasheet(145/1504 Pages) RENESAS

145 / 1504 page

Section 6 Exception Handling

Rev. 2.00 Sep. 24, 2008 Page 113 of 1468

REJ09B0412-0200

Section 6 Exception Handling

6.1

Exception Handling Types and Priority

As table 6.1 indicates, exception handling is caused by a reset, a trace, an address error, an

interrupt, a trap instruction, a sleep instruction, and an illegal instruction (general illegal

instruction or slot illegal instruction). Exception handling is prioritized as shown in table 6.1. If

two or more exceptions occur simultaneously, they are accepted and processed in order of priority.

Exception sources, the stack structure, and operation of the CPU vary depending on the interrupt

control mode. For details on the interrupt control mode, see section 7, Interrupt Controller.

Table 6.1

Exception Types and Priority

Priority

Exception Type

Exception Handling Start Timing

Reset

Exception handling starts at the timing of level change from

low to high on the

RES pin, when deep software standby

mode is canceled, or when the watchdog timer overflows.

The CPU enters the reset state when the

RES pin is low.

Illegal instruction

Exception handling starts when an undefined code is

executed.

Trace*

Exception handling starts after execution of the current

instruction or exception handling, if the trace (T) bit in EXR is

set to 1.

Address error

After an address error has occurred, exception handling

starts on completion of instruction execution.

Interrupt

Exception handling starts after execution of the current

instruction or exception handling, if an interrupt request has

occurred.*

High

Sleep instruction

Exception handling starts by execution of a sleep instruction

(SLEEP), if the SSBY bit in SBYCR is set to 0 and the

SLPIE bit in SBYCR is set to 1.

Low

Trap instruction*

Exception handling starts by execution of a trap instruction

(TRAPA).

Notes: 1. Traces are enabled only in interrupt control mode 2. Trace exception handling is not

executed after execution of an RTE instruction.

2. Interrupt detection is not performed on completion of ANDC, ORC, XORC, or LDC

instruction execution, or on completion of reset exception handling.

3. Trap instruction exception handling requests and sleep instruction exception handling

requests are accepted at all times in program execution state.

H8SX/1663R データシート(PDF) 145 Page - Renesas Technology Corp

H8SX/1663R データシート(HTML) 145 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード