データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

H8SX/1663R データシート(PDF) 148 Page - Renesas Technology Corp

部品番号 H8SX/1663R
部品情報  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663R データシート(HTML) 148 Page - Renesas Technology Corp

Back Button H8SX/1663R Datasheet HTML 144Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 145Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 146Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 147Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 148Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 149Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 150Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 151Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 152Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 148 / 1504 page
background image
Section 6 Exception Handling
Rev. 2.00 Sep. 24, 2008 Page 116 of 1468
REJ09B0412-0200
Table 6.3
Calculation Method of Exception Handling Vector Table Address
Exception Source
Calculation Method of Vector Table Address
Reset, CPU address error
Vector table address = (vector table address offset)
Other than above
Vector table address = VBR
+ (vector table address offset)
[Legend]
VBR: Vector base register
Vector table address offset: See table 6.2.
6.3
Reset
A reset has priority over any other exception. When the
RES pin goes low, all processing halts and
this LSI enters the reset state. To ensure that this LSI is reset, hold the
RES pin low for at least 20
ms with the
STBY pin driven high when the power is turned on. When operation is in progress,
hold the
RES pin low for at least 20 states.
The chip can also be reset by the overflow that is generated in watchdog timer mode of the
watchdog timer. For details, see section 28, Power-Down Modes, and section 18, Watchdog Timer
(WDT).
A reset initializes the internal state of the CPU and the registers of the on-chip peripheral modules.
The interrupt control mode is 0 immediately after a reset.
6.3.1
Reset Exception Handling
When the
RES pin goes high after being held low for the necessary time, this LSI starts reset
exception handling as follows:
1. The internal state of the CPU and the registers of the on-chip peripheral modules are
initialized, VBR is cleared to H'00000000, the T bit is cleared to 0 in EXR, and the I bits are
set to 1 in EXR and CCR.
2. The reset exception handling vector address is read and transferred to the PC, and program
execution starts from the address indicated by the PC.
Figures 6.1 and 6.2 show examples of the reset sequence.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com