データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

H8SX/1663R データシート(PDF) 161 Page - Renesas Technology Corp

部品番号 H8SX/1663R
部品情報  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663R データシート(HTML) 161 Page - Renesas Technology Corp

Back Button H8SX/1663R Datasheet HTML 157Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 158Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 159Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 160Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 161Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 162Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 163Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 164Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 165Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 161 / 1504 page
background image
Section 7 Interrupt Controller
Rev. 2.00 Sep. 24, 2008 Page 129 of 1468
REJ09B0412-0200
Section 7 Interrupt Controller
7.1
Features
• Two interrupt control modes
Any of two interrupt control modes can be set by means of bits INTM1 and INTM0 in the
interrupt control register (INTCR).
• Priority can be assigned by the interrupt priority register (IPR)
IPR provides for setting interrupt priory. Eight levels can be set for each module for all
interrupts except for the interrupt requests listed below. The following eight interrupt requests
are given priority of 8, therefore they are accepted at all times.
 NMI
 Illegal instructions
 Trace
 Trap instructions
 CPU address error
 DMA address error (occurred in the DTC, DMAC and EXDMAC)
 Sleep instruction
 UBC break interrupt
• Independent vector addresses
All interrupt sources are assigned independent vector addresses, making it unnecessary for the
source to be identified in the interrupt handling routine.
• Thirteen external interrupts
NMI is the highest-priority interrupt, and is accepted at all times. Rising edge or falling edge
detection can be selected for NMI. Falling edge, rising edge, or both edge detection, or level
sensing, can be selected for
IRQ11 to IRQ0.
• DTC, DMAC control
DTC and DMAC can be activated by means of interrupts.
• CPU priority control function
The priority levels can be assigned to the CPU, DTC, DMAC and EXDMAC. The priority
level of the CPU can be automatically assigned on an exception generation. Priority can be
given to the CPU interrupt exception handling over that of the DTC, DMAC and EXDMAC
transfer.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com