データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

H8SX/1663R データシート(PDF) 165 Page - Renesas Technology Corp

部品番号 H8SX/1663R
部品情報  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663R データシート(HTML) 165 Page - Renesas Technology Corp

Back Button H8SX/1663R Datasheet HTML 161Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 162Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 163Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 164Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 165Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 166Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 167Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 168Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 169Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 165 / 1504 page
background image
Section 7 Interrupt Controller
Rev. 2.00 Sep. 24, 2008 Page 133 of 1468
REJ09B0412-0200
7.3.2
CPU Priority Control Register (CPUPCR)
CPUPCR sets whether or not the CPU has priority over the DTC, DMAC and EXDMAC. The
interrupt exception handling by the CPU can be given priority over that of the DTC, DMAC and
EXDMAC transfer. The priority level of the DTC is set by bits DTCP2 to DTCP0 in CPUPCR.
The priority level of the DMAC and EXDMAC is set by the DMAC and EXDMAC control
register for each channel.
Bit
Bit Name
Initial Value
R/W
Note: * When the IPSETE bit is set to 1, the CPU priority is automatically updated, so these bits cannot be modified.
7
CPUPCE
0
R/W
6
DTCP2
0
R/W
5
DTCP1
0
R/W
4
DTCP0
0
R/W
3
IPSETE
0
R/W
2
CPUP2
0
R/(W)*
1
CPUP1
0
R/(W)*
0
CPUP0
0
R/(W)*
Bit
Bit Name
Initial
Value
R/W
Description
7
CPUPCE
0
R/W
CPU Priority Control Enable
Controls the CPU priority control function. Setting this bit
to 1 enables the CPU priority control over the DTC,
DMAC and EXDMAC.
0: CPU always has the lowest priority
1: CPU priority control enabled
6
5
4
DTCP2
DTCP1
DTCP0
0
0
0
R/W
R/W
R/W
DTC Priority Level 2 to 0
These bits set the DTC priority level.
000: Priority level 0 (lowest)
001: Priority level 1
010: Priority level 2
011: Priority level 3
100: Priority level 4
101: Priority level 5
110: Priority level 6
111: Priority level 7 (highest)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com