| データシートサーチシステム |
|
H8SX/1663R データシート(PDF) 240 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX/1663R データシート(HTML) 240 Page - Renesas Technology Corp |
|
240 / 1504 page ![]() Section 9 Bus Controller (BSC) Rev. 2.00 Sep. 24, 2008 Page 208 of 1468 REJ09B0412-0200 9.2.13 DRAM Control Register (DRAMCR) DRAMCR specifies the DRAM/SDRAM interface. Rewrite this register while the DRAM/SDRAM is not accessed. Bit Bit Name Initial Value R/W 15 DRAME 0 R/W 14 DTYPE 0 R/W 13 0 R 12 0 R 11 OEE 0 R/W 10 RAST 0 R/W 9 0 R 8 CAST 0 R/W Bit Bit Name Initial Value R/W 7 BE 0 R/W 6 RCDM 0 R/W 5 DDS 0 R/W 4 EDDS 0 R/W 3 0 R 2 0 R/W 1 MXC1 0 R/W 0 MXC0 0 R/W Bit Bit Name Initial Value R/W Description 15 DRAME 0 R/W Area 2 DRAM Interface Select Selects whether or not area 2 is specified as the DRAM/SDRAM interface. When this bit is set to 1, select the type of DRAM to be used in area 2 with the DTYPE bit. When this bit is set to 1, the BCSEL2 bit in SRAMCR should be set to 0. 0: Basic bus interface or byte-control SRAM interface 1: DRAM/SDRAM interface 14 DTYPE 0 R/W DRAM Select Selects the type of DRAM to be used in area 2. 0: DRAM is used in area 2 1: SDRAM is used in area 2 13, 12 All 0 R Reserved The initial value should not be changed. |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |