データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

H8SX/1663R データシート(PDF) 246 Page - Renesas Technology Corp

部品番号 H8SX/1663R
部品情報  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663R データシート(HTML) 246 Page - Renesas Technology Corp

Back Button H8SX/1663R Datasheet HTML 242Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 243Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 244Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 245Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 246Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 247Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 248Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 249Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 250Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 246 / 1504 page
background image
Section 9 Bus Controller (BSC)
Rev. 2.00 Sep. 24, 2008 Page 214 of 1468
REJ09B0412-0200
9.2.15
Synchronous DRAM Control Register (SDCR)
SDCR specifies the settings for the SDRAM interface (when the DTYPE bit in DRAMCR is set
to 1). Rewrite this register while the SDRAM is not accessed. When the SDRAM interface is not
used, the initial value must not be changed.
Bit
Bit Name
Initial Value
R/W
15
MRSE
0
R/W
14
0
R
13
0
R
12
0
R
11
0
R/W
10
0
R/W
9
0
R
8
0
R/W
Bit
Bit Name
Initial Value
R/W
7
CKSPE
0
R/W
6
0
R
5
0
R
4
0
R
3
0
R
2
0
R
1
0
R
0
TRWL
0
R/W
Bit
Bit Name
Initial
Value
R/W
Description
15
MRSE
0
R/W
Mode Register Set Enable
Enables the setting in the SDRAM mode register. See
section 9.11.14, Setting SDRAM Mode Register.
0: Disables to set the SDRAM mode register
1: Enables to set the SDRAM mode register
14 to 12
All 0
R
Reserved
These bits are always read as 0. The initial value
should not be changed.
11, 10
0
R/W
Reserved
The initial value should not be changed.
9
8
0
0
R
R/W
Reserved
The initial value should not be changed.
7
CKSPE
0
R/W
Clock Suspend Enable
Enables the clock suspend mode in which read data
output cycles are extended. Setting this bit to 1 extends
cycles in which read data is output from SDRAM.
0: Disables the clock suspend mode
1: Enables the clock suspend mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com